Abstract-Some methods of fabrication make it economically attractive to construct counters (and other devices) by connecting sets of identical flip-flops(FFs), if the FFs have a common clock input, the state transitions of the whole counters are as rapid as the state transitions of each FFs, so that the counter is further restricted to be synchronous. In order to simplify the process for analysis of synchronous counters constructed with flip-flops, a simple and successful method is proposed. Using this method, the state transition equations obtained from logic diagram of counter are converted to standard sum-of-products forms(SOPs). By finding out the logic principle for achieving the value of logic function based on the standard SOPs, the values of next state can be directly obtained without any Boolean calculation. Analysis for a 3-bits counter shows that this method eliminates complex calculations， and makes the process of obtaining next state value and developing truth table more rapid and convenient.
I. INTRODUCTION
We call a device that accepts clock pulses as input and that exhibits periodic behavior as output a counter. Some methods of fabrication make it economically attractive to construct counters (and other devices) by connecting sets of identical flip-flops(FFs), such as D FFs, J-k FFs, and so on [1] [2] [3] [4] [5] [6] . If the FFs have a common clock input, the state transitions of the whole counters are as rapid as the state transitions of each FFs, so that the counter is further restricted to be synchronous [7] [8] [9] [10] . These counters may be clocked at a maximum rate counter for they have no gates or ripple effects to introduce delays. Thus, a synchronous counter can operate at a much higher input frequency and have numerous well-known uses in digital apparatus [11, 12] .
For a given synchronous counter constructed with FFs, in order to know its logic function, there are two basic messages should be obtained by analyzing the logic diagram, one is to obtain modulus value of the counter, the other is to know whether the counter can self-starting.
The first step for analysis is to get the state transition equations from counter's logic diagram, the following step is to develop truth table and state transition table,  from which one can obtain information about modulus  value and self-starting. The key to develop truth table is how to obtain the next state values. Present method uses substitution method [13] [14] [15] , in which the values of present state are substituted into the state transition equations and the next state values are obtained by Boolean calculation. The disadvantage of this method is that it needs a large number of calculations with timeconsuming and error-prone.
In this paper, we propose a modified method, which converts the state transition equations to standard SOPs, by finding out the principle for the values of next state, the next state values should be directly obtained based on the standard SOPs without the need for any calculation. Analysis for a 3-bit synchronous counter constructed with three J-k FFs flip-flops shows that this method eliminates the complex calculations of current method, and makes the process for analyzing synchronous counters more rapid and convenient.
II. PRESENT METHOD Consider a 3-bits synchronous counter whose logic diagram is shown in Fig.1 . It uses three J-K FFs-FF0, FF1and FF2-and each one has a J and a K input.
In order to obtain the modulus value of the counter and to know whether the counter can self-starting, a general procedure is applied in three steps when analyzing this counter.
Step 1: Obtaining the state transition equations From the logic diagram of Fig .1 , we can obtain the following expressions for the J and K inputs of each FFs:
According to the characteristic equation of J-K FFs [16, 17] , which is shown as equation (2). 
Step 2 
Q ′ of equations (3), we can get corresponding value of next state, the process is as follow:
Tab. 1 The truth table 
Secondly, we can construct the state transition diagram based on Tab.2 easily, which is shown in Fig.2 . Fig.2 , there are six counting states, which are 000, 001, 011, 010, 110 and 101, and two offset states, they are 111 and 100. These offset states can return to counting states after one or two clock cycles, obviously, it is a Mod-6 counter and has selfstarting performance.
Summarizing above steps, we can see that the key step of this method is to construct the state truth 
For any present state
... 
Where if the minterm q m is included in the standard SOPs that q a is equal to 1, otherwise q a is equal to 0.
That is, if the minterm corresponding to a present state is included in the state transition equation that the next state value is equal to 1, otherwise equal to 0. As an example, taking into account a 2-bits state transition equations as equations (8) B. Analysis for Fig.1 By the proposed method, the analysing process for the 3-bit synchronous counter shown in Fig.1 includes main three steps.
Step 1: The standard SOPs Each state transition equation is converted to standard SOPs, taking 2 Q ′ as an example, the converting processes are as shown in Equation.9, this processes can also be realized by Karnaugh Maps [19, 20] . 
The conversion to obtain standard SOPs By similar processes, the equations 1 Q ′ and 0 Q ′ can be obtained as shown in equations(10). 
Step 2: The truth table
We develop a truth table for the equations (9), (10) The number of state variables n is three in the example, if there have more state variables, the calculation will be increased, such as n=4, the number of minterm is 16 and the state transition equation is 4, it is needed 64 times next state equation calculations to accomplish the truth table. Clearly, the advantages are more obvious with the increase of n. Certainly, if n is enough large, for example, n=10, although the proposed method is still more rapid and convenient than present one, the obtaining for minterm is very complex, so we advise that one should analyze with computer.
Obviously, the method is also suitable for synchronous counters constructed with other FFs, such as D FFs, and so on.
